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I. INTRODUCTION
Silicon/silicon germanium (Si/SiGe) based RF/ microwave integrated circuits (ICs) [1] for wireless communications/ sensors require linear amplifiers for low distortion and filters for interference suppression. In some situations they may also require an integrated planar antenna for transmission/reception, in applications such as automobile collision avoidance. The amplifiers may require a balun to realize a push-pull circuit to suppress the second-order intermodulation products and thus enhance the spurious free dynamic range. The filters may require a phase inverter for impedance transformation. The antenna such as, logperiodic dipole array may require a fixed 180° phase shift for generating an endfire beam.
In this paper, we present several new integrated circuit design concepts for: (a) wide bandwidth vertical interconnects with 180º phase shift and (b) vertically interconnected baluns. These interconnects and baluns are fabricated on a high resistivity (HR) silicon wafer. The vertical interconnects discussed here constitute a small section of coplanar stripline (CPS) and coplanar waveguide (CPW) at two levels separated by a thin layer of spin-onglass (SOG). The interconnections between the two levels are realized by metallized vias. The CPS and CPW have the advantages of eliminating backside processing due to uniplanar construction, thus simplifying vertical integration by the use of metallized vias. In addition, CPS and CPW allow easy integration of other transmission media, such as, slotline, and micro-CPS [2] for greater design flexibility. The SOG has the advantage of low dielectric constant [3] and hence low parasitic coupling capacitance. In addition, the SOG planarizes the circuit and this facilitates vertical integration [4] . The HR silicon wafer (r > 3000 W cm) has the advantage of lowering the signal attenuation in addition to improving the isolation between adjacent circuits.
In the following sections, first, the fabrication process is briefly explained. This is followed by a discussion of the design considerations, measured insertion loss and return loss of the CPS vertical interconnects with 180 o phase shift. The interconnects considered are: (a) CPS vertical interconnect with 180° phase shift, (b) CPW vertically interconnected by CPS overpass and with 180° phase shift, (c) CPW vertical interconnect with 180° phase shift and (d) CPS-to-elevated CPW balun. The numerical simulations of the circuits are carried out using the CST microwave studio™ * . In the simulations, the CPS and CPW conductors are assumed to be perfectly conducting. In addition, the silicon substrate as well as the SOG layer are considered as perfect dielectrics.
II. INTERCONNECT FABRICATION
As a first step in fabricating the aforementioned interconnects, the buried strip conductors are fabricated on the HR silicon wafer. The strip conductors are fabricated using a lift-off process. The thickness of the titanium/gold metal is about 0.8 mm. Next, a thin insulating spacer layer to support the elevated strip conductors is built-up to the required thickness using multiple spin-coats of Accuglass ® 512. The thickness h 1 of the SOG used here is about 2.0 mm. Following this, the vias for the vertical interconnect are patterned using photoresist and dry etched in a fluorocarbon-based plasma. Finally, the elevated strip conductors are fabricated with titanium/gold by a second lift-off process. During this step the via holes are metallized to ensure electrical continuity between the buried and the elevated strip conductors. The thickness of the elevated strip conductor is about 2.0 mm. The cross-sections of the CPS and CPW with a SOG overlay are shown in Fig. 1 .
III. DESIGN, RESULTS AND DISCUSSIONS
The design considerations for the via hole and probe pads required for each of the aforementioned interconnects are as follows: each via has a diameter d which is about 0.75 times the strip width S and is symmetrically located on the strip conductor. The probe pads in the case of CPS circuits for on-wafer characterization using signal-ground RF probes are about 100¥100 mm in size. In the case of CPW circuits, * the center strip conductor as well as the ground planes are extended to form the probe pads. These CPW interconnects are characterized using ground-signal-ground RF probes. The length of the CPS and the CPW between the input/output ports of the circuit and the probe pads is 700 mm for all the circuits investigated here. The losses associated these connecting lines and the probe pads are deembedded using on-wafer CPS and CPW Thru-Reflect-Line (TRL) calibration standards. The coplanar stripline and coplanar waveguide circuits investigated here are uniplanar in construction and hence do not have a ground plane on the opposite side of the wafer. Therefore, the wafer is supported on a Styrofoam™ block, instead of the regular metal vacuum chuck, in the RF probe station while measuring the S-parameters.
A. CPS vertical interconnect with 180º phase shift:
A schematic and microphotograph of the circuit are shown in Figs. 2(a) and 2(b), respectively. In this circuit, the strip conductors are transposed to provide the 180° phase shift. This type of inter-connect is ideally suited for adding a 180° phase shift to the terminals of each element in a log-periodic array as explained in [5] . The characteristic impedance Z 0(CPS) is 50 W.
The measured (de-embedded) and simulated insertion loss (S 21 ) and return loss (S 11 ) are better than -0.5 dB and -20.0 dB respectively over the frequency range of 3 to 18 GHz (Fig. 3) . The numerical simulations of this circuit show that the insertion loss is negligibly small and the return loss is better than -18.0 dB across the 3 to 18 GHz frequency range. The measured phase difference between the CPS vertical interconnect with 180° phase shift and a CPS through line of equivalent length is shown in Fig. 4 .
The phase difference is 180° at the center frequency of 10.5 GHz and deviates from 180° by 8° at the two band edges which are at 3 and 18 GHz respectively. The phase is within ±3° from 180° over 3 GHz band centered at 10.5 GHz which results in a bandwidth of 28.5 percent.
B. CPW vertically interconnected by CPS overpass with 180º phase shift:
A s ch em a ti c a nd m ic r op ho t og r a ph of t h e ci r c u it a r e s h ow n i n F ig s . 5 ( a) a n d 5( b) , r es p ec ti ve l y. T he c ha r ac te r is ti c i m p ed an c e Z 0( C P S ) an d Z 0( C P W ) ar e 50 W. T he m ea s ur ed ( d ee m b ed de d ) an d s im ul a te d i ns er ti o n lo s s ( S 21 ) a nd t h e r e t ur n l os s ( S 11 ) a r e s h ow n i n F i g. 6. T h e in s e r ti on lo s s a n d th e r et ur n l os s a r e b et t er t h an -1.0 d B a nd -17 .5 dB r e s p ec t iv el y u p to 6 .0 G H z w hi c h in c lu de s t he I S M ba nd s . T h e m ax im u m i ns er ti o n lo s s o f th e c ir cu i t is -1 .7 5 d B. T he m e as u r e d r e t ur n l os s is be tt e r th an -1 3 d B ac r o s s th e e nt ir e f r e q ue nc y r an ge of 3 t o 18 .0 G H z . T h e d is cr e pa nc ie s i n t he m ea s ur ed an d m od el ed S -pa r am et er s a r e at tr ib u te d t o th e s im pl i f i ca ti o ns i n t he s im u la te d g eo m e t r y . S pe ci f i c al ly , t he c o m p en s at in g n ot ch es in t h e el ev a te d l in es w e r e n o t in cl u de d.
C. CPW vertical interconnect with 180º phase shift:
A schematic and microphotograph of the circuit are shown in Figs. 7(a) and 7(b) , respectively. The line has a characteristic impedance Z 0(CPW) = 50 W . The measured (de-embedded) and simulated insertion loss (S 21 ) and the return loss (S 11 ) are better than -1.0 dB and -15.5 dB respectively up to 6.5 GHz. The measured return loss is better than -11 dB across the entire frequency range of 3 to 18.0 GHz. These characteristics are shown in Fig. 8 . As in case B, the discrepancies between measured and simulated S-parameters are attributed to the absence of compensating notches in the simulations.
D. CPS-to-elevated CPW balun with vertical interconnects:
In this circuit shown in Fig. 9 , the CPS and the elevated CPW are fabricated on the HR silicon wafer and on the SOG layer respectively. One of the strip conductors of the CPS is extended below the SOG layer to form the buried center strip conductor of the CPW, while the other CPS strip conductor is terminated in a via. This via provides a vertical interconnection to the elevated finite width ground planes of the CPW. The elevation or the height provides an additional design parameter which can be used first, to obtain a target Z 0 , and second, to lower the attenuation as explained in [6] . The characteristic impedance Z 0(CPS) and Z 0(CPW) are both 50 W. The results for this structure will be presented at the conference.
II. CONCLUSIONS
Novel vertical interconnects with 180° phase shift and vertically interconnected balun for integrated circuit applications at RF/microwaves frequencies have been demonstrated. The vertical interconnects have small dimensions compared to the wavelength of operation, resulting in low parasitics. The CPS vertical interconnect with 180° phase shift has almost ideal performance with low loss, good impedance match, and very wide bandwidth extending from 3 to 18 GHz. The CPW vertical interconnects have low loss and good impedance match up to 6.5 GHz which includes the ISM bands. The results presented demonstrate the potential of the vertical interconnects with 180° phase shift/baluns for amplifiers, filters and integrated antennas in Si/SiGe based RF/microwave ICs. 
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